

Application Note

PRU Ultrafast Broadside (RTOS) - AM243x LP EVM / AM64x GP EVM



Rev. <ref>
<date>

Revision History

Version	Date	Author	Description
0.3	Oct 24 - 2022		Added broadside accelerator example

Table of Contents

- 1 Ultrafast_Broadside4
 - 1.1.1 Byte Swap accelerator4
 - 1.1.2 Xfer2vbus DMA widget4
- 2 Appendix.....6
 - 2.1 References.....6
 - 2.2 PRU IO poster7
 - 2.3 PRU broadside poster8

1 Ultrafast_Broadside

Learning goal:

- Example 1 uses BSWAP widget on internal register only
- 2nd Example which data transfer widget to send 64 bytes to memory
- Examples uses include file for broadside definitions and memory definitions

Broadside extension of PRU core can operate data transfers and data processing functions using 1024 bit data bus. In this chapter there are two examples to demo the advantage of ultrafast broadside accelerator. An overview of all broadside accelerator is shown in appendix 2.3 It shows the register allocation of the accelerator. There is a collision with C compiler which uses R2, R14, R15 for stack pointer and function call arguments. Therefore these examples are using assembler coding. For C code implementation using broadside accelerator a register context save and restore is required.

1.1.1 Byte Swap accelerator

The byte swap accelerator has three different modes which are described in TRM chapter “6.4.6.2.7 PRU_ICSSG Byte Swap”.

- ID 160: bytes swap inside register which can be applied to R0-R29, in steps of one byte
- ID 161: 4_8 function swaps the contents of R2-R5 <-> R6-R9
- ID 162: 4_16 function swaps the contents of R2-R5 <-> R14-R17 and R6-R9 <-> R10-R13

All modes take a single cycle to execute. Figure 1 shows assembly source for all three modes. With single step (F5) through the source code and one can observe the operation using register view when PRU core is selected.

1.1.2 Xfer2vbus DMA widget

The burst commands for memory transfer are variable in execution time and depend on the length of the operation for write transfers. For example a 64 byte burst to any memory location takes 17 PRU cycles. For write transfers it does not matter whether target is inside ICSS or any system memory as the interconnect has bridges with buffers to decouple the transfer from bus arbitration and access time. With xfr2vbus write widget the PRU does not see additional cycles for burst operation. The xout instruction contains both, target address and number of bytes to execute. The destination address is stored in r18 (32 bit address) and r19 (48 bit address, bit 33-48).

```

;*****
;* MAIN *
;*****

main:
    zero    &r0, 120

; fill r0-r29 with incremental bytes from 0 to 119
; loop instruction saves two instructions per iteration
; pointer increment and eof loop check
; each iteration takes two cycles instead of 3 cycles.
    ldi     r1.b0, 120
    loop    endloop, r1.b0
    mvib    *--r1.b0, r1.b0
endloop:

; restore value in r1.b0 which is the pointer
    ldi     r1.b0, 4

; perform bytes swaps with different length
    xin     160, &r0, 4
    xin     160, &r1, 120-4
    xin     160, &r0.b3, 2

; perform 4_8 register swap
    xin     161, &r2, 8*4
    xin     161, &r2, 8*4

; perform 4_16 register swap
    xin     162, &r2, 16*4
    xin     162, &r2, 16*4

; init xfr2vbus write dma
    ldi32   xfr2vbus_addr, MSRAM_BK0 ; write to MSRAM
    ldi     xfr2vbus_addr_high, 0    ; 48 bit address extension

; execute xfr2vbus_write - 64 byte non blocking write operation
    xout    0x62, &r2, 68

; same memory transfer with sbco instruction takes 17 cycles
    sbco    &r2, c16, 0x40, 64

```

Figure 1 - PRU broadside accelerator example

2 Appendix

2.1 *References*

[PRU Optimizing C/C++ Compiler User's Guide](#)

[PRU Assembly Language Tools User's Guide](#)

[PRU assembly instructions](#)


[AM64x/AM243x Technical Reference Manual](#)

[AM243x Datasheet](#)

2.3 PRU broadside poster

ICSS_G Broadside functions – 1024-bit data bus

Block Diagram



General Information

- PRU_ICSSG consists of 6 cores: PRU 0/1, RTU_PRU 0/1 and TX_PRU 0/1
- Broadside Interface uses the X_{in} , X_{out} or X_{chd} instruction to transfer the contents
- This interface enables up to 31 registers (R0-R30, or 124 bytes) to be transferred in a single instruction
- Register R30 (read only) = GPI / R31 (read/write) = GPO

Registers

Accelerators	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	R17	R18	R19	R20	R21	R22	R23	R24	R25	R26	R27	R28	R29	R30	R31
MAC																																
CRC16/32																																
SUM32																																
BSWAP																																
Spinlock																																
FDB																																
xf2bus DMA																																
xf2psl DMA																																
BS_RAM																																
xf2tr DMA																																
Scratch Pad																																
IPC scratch pad																																
MIL_RT																																

BS Accelerators

Accelerator	Function	ID	Core
MAC	Multiplies 32-bit operands and gives a 64-bit result with 2 modes (Multiply only or Multiply Accumulate)	00	ALL
CRC16/32	Cyclic redundancy check. Supports three polynomials → CRC32, CRC16, CRC16-CCITT	01	ALL
SUM32	Continuously monitors the Broadside (BS) RAM and facilitates SW to detect a UDP Checksum	47/39 49/38	PRU RTU
Byte Swap (BSWAP)	Allows any of the internal Registers (R0 – R29) to swap byte order	160- 162	ALL
Task Manager	Real-time Task Managers with three priority levels and preemption support. 152 HW triggers	252	ALL
Spinlock	64 channel real-time arbitration to allow fast signaling and resource sharing. Can be used to trigger task manager	144- 146	ALL
Filter Data Base (FDB)	Performs HW Lookup and provides port mapping to firmware. Helps ensure efficient using of Ethernet	32-35	PRU RTU

Accelerator	Function	ID	Core
xf2bus DMA 64-byte	Single cycle read and write transfers with up to 64 bytes. 3x read widgets and 2x write widgets	96 - 100	ALL
xf2psl DMA	PSI = Packet Streaming Interface, used to transfer words of packet data and control info between 2 entities in the system	80-83	PRU RTU
BS_RAM	Dedicated 2 KB Broadside RAM that connects with internal registers R2-R9, 256 x 32 bytes	30/48 38/49	PRU RTU
xf2tr DMA	Used for accelerating system dma transfer	112/ 113	ALL
SPAD Register	Temporary storage for register content of the cores. XIN/XOUT shift functionality to remap content	10 - 12	ALL
IPC scratch pad	32-byte Scratch pad connecting PRU and RTU within a Slice	15	ALL
MIL_RT → RX_L2 / TX_L2	Real-time Media Interface as I/O interface for PRU to access and control up to 2 MII-ports	20/21 40	PRU RTU

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated